mirror of
https://github.com/tylernguyen/x1c6-hackintosh.git
synced 2025-02-05 09:33:13 -06:00
253 lines
7.7 KiB
Text
253 lines
7.7 KiB
Text
/*
|
|
* Intel ACPI Component Architecture
|
|
* AML/ASL+ Disassembler version 20180427 (64-bit version)(RM)
|
|
* Copyright (c) 2000 - 2018 Intel Corporation
|
|
*
|
|
* Disassembling to non-symbolic legacy ASL operators
|
|
*
|
|
* Disassembly of SSDT-6-CtdpB.aml, Thu Sep 27 23:36:55 2018
|
|
*
|
|
* Original Table Header:
|
|
* Signature "SSDT"
|
|
* Length 0x0000056D (1389)
|
|
* Revision 0x02
|
|
* Checksum 0x55
|
|
* OEM ID "LENOVO"
|
|
* OEM Table ID "CtdpB"
|
|
* OEM Revision 0x00001000 (4096)
|
|
* Compiler ID "INTL"
|
|
* Compiler Version 0x20160527 (538314023)
|
|
*/
|
|
DefinitionBlock ("", "SSDT", 2, "LENOVO", "CtdpB", 0x00001000)
|
|
{
|
|
External (_PR_.CPPC, IntObj) // (from opcode)
|
|
External (_PR_.PR00, DeviceObj) // (from opcode)
|
|
External (_PR_.PR00.LPSS, PkgObj) // (from opcode)
|
|
External (_PR_.PR00.TPSS, PkgObj) // (from opcode)
|
|
External (_PR_.PR01, DeviceObj) // (from opcode)
|
|
External (_PR_.PR02, DeviceObj) // (from opcode)
|
|
External (_PR_.PR03, DeviceObj) // (from opcode)
|
|
External (_PR_.PR04, DeviceObj) // (from opcode)
|
|
External (_PR_.PR05, DeviceObj) // (from opcode)
|
|
External (_PR_.PR06, DeviceObj) // (from opcode)
|
|
External (_PR_.PR07, DeviceObj) // (from opcode)
|
|
External (_PR_.PR08, DeviceObj) // (from opcode)
|
|
External (_PR_.PR09, DeviceObj) // (from opcode)
|
|
External (_PR_.PR10, DeviceObj) // (from opcode)
|
|
External (_PR_.PR11, DeviceObj) // (from opcode)
|
|
External (_PR_.PR12, DeviceObj) // (from opcode)
|
|
External (_PR_.PR13, DeviceObj) // (from opcode)
|
|
External (_PR_.PR14, DeviceObj) // (from opcode)
|
|
External (_PR_.PR15, DeviceObj) // (from opcode)
|
|
External (_SB_.OSCP, IntObj) // (from opcode)
|
|
External (_SB_.PCI0, DeviceObj) // (from opcode)
|
|
External (CTPC, UnknownObj) // (from opcode)
|
|
External (CTPR, UnknownObj) // (from opcode)
|
|
External (FTPS, UnknownObj) // (from opcode)
|
|
External (PNHM, FieldUnitObj) // (from opcode)
|
|
External (PNTF, MethodObj) // 1 Arguments (from opcode)
|
|
External (PT0D, UnknownObj) // (from opcode)
|
|
External (PT1D, UnknownObj) // (from opcode)
|
|
External (PT2D, UnknownObj) // (from opcode)
|
|
External (TCNT, FieldUnitObj) // (from opcode)
|
|
|
|
Scope (\_SB.PCI0)
|
|
{
|
|
OperationRegion (MBAR, SystemMemory, 0xFED15000, 0x1000)
|
|
Field (MBAR, ByteAcc, NoLock, Preserve)
|
|
{
|
|
Offset (0x930),
|
|
PTDP, 15,
|
|
Offset (0x932),
|
|
PMIN, 15,
|
|
Offset (0x934),
|
|
PMAX, 15,
|
|
Offset (0x936),
|
|
TMAX, 7,
|
|
Offset (0x938),
|
|
PWRU, 4,
|
|
Offset (0x939),
|
|
EGYU, 5,
|
|
Offset (0x93A),
|
|
TIMU, 4,
|
|
Offset (0x958),
|
|
Offset (0x95C),
|
|
LPMS, 1,
|
|
CTNL, 2,
|
|
Offset (0x9A0),
|
|
PPL1, 15,
|
|
PL1E, 1,
|
|
, 1,
|
|
PL1T, 7,
|
|
Offset (0x9A4),
|
|
PPL2, 15,
|
|
PL2E, 1,
|
|
, 1,
|
|
PL2T, 7,
|
|
Offset (0xF3C),
|
|
TARN, 8,
|
|
Offset (0xF40),
|
|
PTD1, 15,
|
|
Offset (0xF42),
|
|
TAR1, 8,
|
|
Offset (0xF44),
|
|
PMX1, 15,
|
|
Offset (0xF46),
|
|
PMN1, 15,
|
|
Offset (0xF48),
|
|
PTD2, 15,
|
|
Offset (0xF4A),
|
|
TAR2, 8,
|
|
Offset (0xF4C),
|
|
PMX2, 15,
|
|
Offset (0xF4E),
|
|
PMN2, 15,
|
|
Offset (0xF50),
|
|
CTCL, 2,
|
|
, 29,
|
|
CLCK, 1,
|
|
TAR, 8
|
|
}
|
|
|
|
Method (CTCU, 0, NotSerialized)
|
|
{
|
|
Store (PT2D, PPL1)
|
|
Store (One, PL1E)
|
|
Store (One, \CTPC)
|
|
If (LEqual (Zero, \FTPS))
|
|
{
|
|
Store (\CTPC, \CTPR)
|
|
}
|
|
ElseIf (LEqual (\CTPR, \FTPS))
|
|
{
|
|
Store (\CTPC, \CTPR)
|
|
Store (\CTPC, \FTPS)
|
|
}
|
|
Else
|
|
{
|
|
Store (\CTPC, \CTPR)
|
|
Store (\CTPC, \FTPS)
|
|
Increment (\FTPS)
|
|
}
|
|
|
|
\PNTF (0x80)
|
|
Subtract (TAR2, One, TAR)
|
|
Store (0x02, CTCL)
|
|
}
|
|
|
|
Method (CTCN, 0, NotSerialized)
|
|
{
|
|
If (LEqual (CTCL, One))
|
|
{
|
|
Store (PT0D, PPL1)
|
|
Store (One, PL1E)
|
|
NPPC (TARN)
|
|
Subtract (TARN, One, TAR)
|
|
Store (Zero, CTCL)
|
|
}
|
|
ElseIf (LEqual (CTCL, 0x02))
|
|
{
|
|
Store (Zero, CTCL)
|
|
Subtract (TARN, One, TAR)
|
|
NPPC (TARN)
|
|
Store (PT0D, PPL1)
|
|
Store (One, PL1E)
|
|
}
|
|
Else
|
|
{
|
|
Store (Zero, CTCL)
|
|
Subtract (TARN, One, TAR)
|
|
NPPC (TARN)
|
|
Store (PT0D, PPL1)
|
|
Store (One, PL1E)
|
|
}
|
|
}
|
|
|
|
Method (CTCD, 0, NotSerialized)
|
|
{
|
|
Store (One, CTCL)
|
|
Subtract (TAR1, One, TAR)
|
|
NPPC (TAR1)
|
|
Store (PT1D, PPL1)
|
|
Store (One, PL1E)
|
|
}
|
|
|
|
Name (TRAT, Zero)
|
|
Name (PRAT, Zero)
|
|
Name (TMPI, Zero)
|
|
Method (NPPC, 1, Serialized)
|
|
{
|
|
Store (Arg0, TRAT)
|
|
If (CondRefOf (\_PR.PR00._PSS))
|
|
{
|
|
If (And (\_SB.OSCP, 0x0400))
|
|
{
|
|
Store (SizeOf (\_PR.PR00.TPSS), TMPI)
|
|
}
|
|
Else
|
|
{
|
|
Store (SizeOf (\_PR.PR00.LPSS), TMPI)
|
|
}
|
|
|
|
While (LNotEqual (TMPI, Zero))
|
|
{
|
|
Decrement (TMPI)
|
|
If (And (\_SB.OSCP, 0x0400))
|
|
{
|
|
Store (DerefOf (Index (DerefOf (Index (\_PR.PR00.TPSS, TMPI)), 0x04)), PRAT)
|
|
}
|
|
Else
|
|
{
|
|
Store (DerefOf (Index (DerefOf (Index (\_PR.PR00.LPSS, TMPI)), 0x04)), PRAT)
|
|
}
|
|
|
|
ShiftRight (PRAT, 0x08, PRAT)
|
|
If (LGreaterEqual (PRAT, TRAT))
|
|
{
|
|
Store (TMPI, \CTPC)
|
|
If (LEqual (Zero, \FTPS))
|
|
{
|
|
Store (\CTPC, \CTPR)
|
|
}
|
|
ElseIf (LEqual (\CTPR, \FTPS))
|
|
{
|
|
Store (\CTPC, \CTPR)
|
|
Store (\CTPC, \FTPS)
|
|
}
|
|
Else
|
|
{
|
|
Store (\CTPC, \CTPR)
|
|
Store (\CTPC, \FTPS)
|
|
Increment (\FTPS)
|
|
}
|
|
|
|
\PNTF (0x80)
|
|
Break
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
Method (CLC2, 1, Serialized)
|
|
{
|
|
And (PNHM, 0x0FFF0FF0, Local0)
|
|
Switch (ToInteger (Local0))
|
|
{
|
|
Case (0x000306C0)
|
|
{
|
|
Return (Divide (Multiply (Arg0, 0x05), 0x04, ))
|
|
}
|
|
Case (0x00040650)
|
|
{
|
|
Return (0xC8)
|
|
}
|
|
Default
|
|
{
|
|
Return (Divide (Multiply (Arg0, 0x05), 0x04, ))
|
|
}
|
|
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|