1
0
Fork 0
mirror of https://github.com/tylernguyen/x1c6-hackintosh.git synced 2025-02-05 09:33:13 -06:00
x1c6-hackintosh/ACPI/Disassembled ACPI/BIOS-v1.43/SSDT-6-CtdpB.dsl

253 lines
7.9 KiB
Text

/*
* Intel ACPI Component Architecture
* AML/ASL+ Disassembler version 20190509 (64-bit version)
* Copyright (c) 2000 - 2019 Intel Corporation
*
* Disassembling to non-symbolic legacy ASL operators
*
* Disassembly of SSDT-6-CtdpB.aml, Mon Dec 16 16:10:19 2019
*
* Original Table Header:
* Signature "SSDT"
* Length 0x0000056D (1389)
* Revision 0x02
* Checksum 0x55
* OEM ID "LENOVO"
* OEM Table ID "CtdpB"
* OEM Revision 0x00001000 (4096)
* Compiler ID "INTL"
* Compiler Version 0x20160527 (538314023)
*/
DefinitionBlock ("", "SSDT", 2, "LENOVO", "CtdpB", 0x00001000)
{
External (_PR_.CPPC, IntObj)
External (_PR_.PR00, DeviceObj)
External (_PR_.PR00.LPSS, PkgObj)
External (_PR_.PR00.TPSS, PkgObj)
External (_PR_.PR01, DeviceObj)
External (_PR_.PR02, DeviceObj)
External (_PR_.PR03, DeviceObj)
External (_PR_.PR04, DeviceObj)
External (_PR_.PR05, DeviceObj)
External (_PR_.PR06, DeviceObj)
External (_PR_.PR07, DeviceObj)
External (_PR_.PR08, DeviceObj)
External (_PR_.PR09, DeviceObj)
External (_PR_.PR10, DeviceObj)
External (_PR_.PR11, DeviceObj)
External (_PR_.PR12, DeviceObj)
External (_PR_.PR13, DeviceObj)
External (_PR_.PR14, DeviceObj)
External (_PR_.PR15, DeviceObj)
External (_SB_.OSCP, IntObj)
External (_SB_.PCI0, DeviceObj)
External (CTPC, UnknownObj)
External (CTPR, UnknownObj)
External (FTPS, UnknownObj)
External (PNHM, FieldUnitObj)
External (PNTF, MethodObj) // 1 Arguments
External (PT0D, UnknownObj)
External (PT1D, UnknownObj)
External (PT2D, UnknownObj)
External (TCNT, FieldUnitObj)
Scope (\_SB.PCI0)
{
OperationRegion (MBAR, SystemMemory, 0xFED15000, 0x1000)
Field (MBAR, ByteAcc, NoLock, Preserve)
{
Offset (0x930),
PTDP, 15,
Offset (0x932),
PMIN, 15,
Offset (0x934),
PMAX, 15,
Offset (0x936),
TMAX, 7,
Offset (0x938),
PWRU, 4,
Offset (0x939),
EGYU, 5,
Offset (0x93A),
TIMU, 4,
Offset (0x958),
Offset (0x95C),
LPMS, 1,
CTNL, 2,
Offset (0x9A0),
PPL1, 15,
PL1E, 1,
, 1,
PL1T, 7,
Offset (0x9A4),
PPL2, 15,
PL2E, 1,
, 1,
PL2T, 7,
Offset (0xF3C),
TARN, 8,
Offset (0xF40),
PTD1, 15,
Offset (0xF42),
TAR1, 8,
Offset (0xF44),
PMX1, 15,
Offset (0xF46),
PMN1, 15,
Offset (0xF48),
PTD2, 15,
Offset (0xF4A),
TAR2, 8,
Offset (0xF4C),
PMX2, 15,
Offset (0xF4E),
PMN2, 15,
Offset (0xF50),
CTCL, 2,
, 29,
CLCK, 1,
TAR, 8
}
Method (CTCU, 0, NotSerialized)
{
Store (PT2D, PPL1) /* \_SB_.PCI0.PPL1 */
Store (One, PL1E) /* \_SB_.PCI0.PL1E */
Store (One, \CTPC) /* External reference */
If (LEqual (Zero, \FTPS))
{
Store (\CTPC, \CTPR) /* External reference */
}
ElseIf (LEqual (\CTPR, \FTPS))
{
Store (\CTPC, \CTPR) /* External reference */
Store (\CTPC, \FTPS) /* External reference */
}
Else
{
Store (\CTPC, \CTPR) /* External reference */
Store (\CTPC, \FTPS) /* External reference */
Increment (\FTPS)
}
\PNTF (0x80)
Subtract (TAR2, One, TAR) /* \_SB_.PCI0.TAR_ */
Store (0x02, CTCL) /* \_SB_.PCI0.CTCL */
}
Method (CTCN, 0, NotSerialized)
{
If (LEqual (CTCL, One))
{
Store (PT0D, PPL1) /* \_SB_.PCI0.PPL1 */
Store (One, PL1E) /* \_SB_.PCI0.PL1E */
NPPC (TARN)
Subtract (TARN, One, TAR) /* \_SB_.PCI0.TAR_ */
Store (Zero, CTCL) /* \_SB_.PCI0.CTCL */
}
ElseIf (LEqual (CTCL, 0x02))
{
Store (Zero, CTCL) /* \_SB_.PCI0.CTCL */
Subtract (TARN, One, TAR) /* \_SB_.PCI0.TAR_ */
NPPC (TARN)
Store (PT0D, PPL1) /* \_SB_.PCI0.PPL1 */
Store (One, PL1E) /* \_SB_.PCI0.PL1E */
}
Else
{
Store (Zero, CTCL) /* \_SB_.PCI0.CTCL */
Subtract (TARN, One, TAR) /* \_SB_.PCI0.TAR_ */
NPPC (TARN)
Store (PT0D, PPL1) /* \_SB_.PCI0.PPL1 */
Store (One, PL1E) /* \_SB_.PCI0.PL1E */
}
}
Method (CTCD, 0, NotSerialized)
{
Store (One, CTCL) /* \_SB_.PCI0.CTCL */
Subtract (TAR1, One, TAR) /* \_SB_.PCI0.TAR_ */
NPPC (TAR1)
Store (PT1D, PPL1) /* \_SB_.PCI0.PPL1 */
Store (One, PL1E) /* \_SB_.PCI0.PL1E */
}
Name (TRAT, Zero)
Name (PRAT, Zero)
Name (TMPI, Zero)
Method (NPPC, 1, Serialized)
{
Store (Arg0, TRAT) /* \_SB_.PCI0.TRAT */
If (CondRefOf (\_PR.PR00._PSS))
{
If (And (\_SB.OSCP, 0x0400))
{
Store (SizeOf (\_PR.PR00.TPSS), TMPI) /* \_SB_.PCI0.TMPI */
}
Else
{
Store (SizeOf (\_PR.PR00.LPSS), TMPI) /* \_SB_.PCI0.TMPI */
}
While (LNotEqual (TMPI, Zero))
{
Decrement (TMPI)
If (And (\_SB.OSCP, 0x0400))
{
Store (DerefOf (Index (DerefOf (Index (\_PR.PR00.TPSS, TMPI)), 0x04)), PRAT) /* \_SB_.PCI0.PRAT */
}
Else
{
Store (DerefOf (Index (DerefOf (Index (\_PR.PR00.LPSS, TMPI)), 0x04)), PRAT) /* \_SB_.PCI0.PRAT */
}
ShiftRight (PRAT, 0x08, PRAT) /* \_SB_.PCI0.PRAT */
If (LGreaterEqual (PRAT, TRAT))
{
Store (TMPI, \CTPC) /* External reference */
If (LEqual (Zero, \FTPS))
{
Store (\CTPC, \CTPR) /* External reference */
}
ElseIf (LEqual (\CTPR, \FTPS))
{
Store (\CTPC, \CTPR) /* External reference */
Store (\CTPC, \FTPS) /* External reference */
}
Else
{
Store (\CTPC, \CTPR) /* External reference */
Store (\CTPC, \FTPS) /* External reference */
Increment (\FTPS)
}
\PNTF (0x80)
Break
}
}
}
}
Method (CLC2, 1, Serialized)
{
And (PNHM, 0x0FFF0FF0, Local0)
Switch (ToInteger (Local0))
{
Case (0x000306C0)
{
Return (Divide (Multiply (Arg0, 0x05), 0x04, ))
}
Case (0x00040650)
{
Return (0xC8)
}
Default
{
Return (Divide (Multiply (Arg0, 0x05), 0x04, ))
}
}
}
}
}